Timely's capability validity test would use a scan to find any pair of port and buffer that matched, but we actually know the intended port information and can communicate it directly, as a hint, to avoid the scan. At the moment the test is only in a debug_assert!, but this would make it easier to return that test to an assert!.